DESIGN AND SIMULATION OF 64 BIT ALU WITH 32 OPERATIONS IN VHDL

A

Dissertation

Submitted

in partial fulfillment

for the award of Degree of

**Master of Science (Electronics)**

**in Department of Physics & Electronics**

****

**Supervisor Submitted By**

**Professor (Dr.).K.K. Verma VIKASH PANDEY**

Department of Physics & Electronics M.Sc. (Electronics)

**Co-Supervisor Roll No. 1616006**

**Mr. Sanjay Jaiswal**

Department of Physics & Electronics

DR. RAM AMNOHAR LOHIA AVADH UNIVERSITY, FAIZABAD